Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15317 Discussions

IOPLL feedback delay chain

Honored Contributor II

Hi guys 


I recently got this error in my projects where the fit says "critical warning (19166): for iopll "pll_inst", feedback delay chain setting was reduced from "703" to "381" to keep the iopll stable". 


I know that it's not recommended to have delay chain in the user design, but this seems to be added by Quartus IOPLL IP. 


Can anybody explain what "feedback" means here? Is this related to the feedback clock of the PLL? 


What does "to keep the iopll stable" mean? If those delays affects the PLL stability , why including them in IP from the start? 


Please excuse my poor understanding. 



0 Kudos
0 Replies