Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16596 Discussions

IOPLL feedback delay chain

Altera_Forum
Honored Contributor II
‎02-22-2018 09:13 AM
1,164 Views

Hi guys 

 

I recently got this error in my projects where the fit says "critical warning (19166): for iopll "pll_inst", feedback delay chain setting was reduced from "703" to "381" to keep the iopll stable". 

 

I know that it's not recommended to have delay chain in the user design, but this seems to be added by Quartus IOPLL IP. 

 

Can anybody explain what "feedback" means here? Is this related to the feedback clock of the PLL? 

 

What does "to keep the iopll stable" mean? If those delays affects the PLL stability , why including them in IP from the start? 

 

Please excuse my poor understanding. 

 

Thanks 

Kais
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.