Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16755 Discussions

ISP1362 (USB on DE2) with Quartus 7.2

Altera_Forum
Honored Contributor II
1,799 Views

Hello, 

 

I am a german university student and I started working with Alteras DE2 Board a short time ago. I'm using Quartus II Web Edition 7.2. 

 

Now I'm trying to program the Cyclone II on the DE2 as USB Client. Therefore I downloaded a SOPC builder component for the ISP1362 from http://nioswiki.jot.com/wikihome/operatingsystems/%c2%b5clinux/usbhost 

 

It seems that the SOPC Builder 7.2 doesn't know the signal type "export" so I'm getting warnings during compilation. I wrote a test program in C and it seems that I can't connect to the ISP1362 properly.  

 

What is the appropriate signal form for the connection to the ISP1362? On Quartus II 6.0 I don't get any warning and the "export" signal form is accepted, but I have to work with 7.2 obligatory. May someone tell me how I can design a 1362 component by myself? 

 

As I am a newbie in working with the NIOS2, is there a good tutorial available which explains how to work with the ISP1362? I read all tutorials delivered with the DE2 board but none of these helped me. 

 

I found something interesting at google (http://code.google.com/p/nios2-usb/), downloaded and tried to compile it - but it doesn't work either...
0 Kudos
6 Replies
Altera_Forum
Honored Contributor II
292 Views

Hi there,  

 

in the component editor, you 've got some columns: "interface" and "signal type". In the rows where the signal type 'export' is marked in red, you can change the interface type from 'avalon_slave_0' to 'export_0'. then you can switch the signal type to export (marked in black). 

 

We've implemented a Nios2 cpu, a sdram controller and the ISP1362_CTRL.v in our project. It compiled without errors. 

 

We are also new to this stuff and btw. we're also students from germany :) 

/german on: wenn du willst, kann man sich ja mal austauschen. /german off
0 Kudos
Altera_Forum
Honored Contributor II
292 Views

After upgrading to a full version of Quartus II we were able to build a NIOS2 Core which fits our needs perfectly. After that, we built a µClinux OS for the board.  

 

Links:  

http://nioswiki.jot.com/wikihome 

 

a very good tutorial for beginners: http://www.hs-augsburg.de/%7ecarcass/nios2-uclinux/uclinux_nios2_devicedrivers_and_testapplication_documentation.pdf 

 

(also from a german university but written in english)
0 Kudos
Altera_Forum
Honored Contributor II
292 Views

Hi Schnapphase, 

 

I run into the same problem and got a Java "Internal Error" message, but later I have noticed that if you switch Interface to conduit_start then you can select Signal Type export. 

 

After this change the SOPC gereted my User Module without any errors in Quartus II 7.2 Web Edition.
0 Kudos
Altera_Forum
Honored Contributor II
292 Views

Hi there, 

Since I'am working with De2 and ISP1362 Usb controller, and I hava a lot of troubles, can you please tell me your experience? 

From link that you give (http://nioswiki.jot.com/wikihome/ope...clinux/usbhost (http://nioswiki.jot.com/wikihome/operatingsystems/%c2%b5clinux/usbhost)) I can't find anything. 

Can you send me this SOPC code for ISP1362 from this link ? 

 

Thank you very much for your time and effort. 

Regards, 

Bojan
0 Kudos
Altera_Forum
Honored Contributor II
292 Views
0 Kudos
Altera_Forum
Honored Contributor II
292 Views

Hello, 

 

I have developed an interface to USB device (ISP1362) on DE2 board in pure VHDL. You can find the source code: 

 

mzakharo.github.com/usb-de2-fpga 

 

This project provides a standalone (NIOS-2 free) interface to the ISP1362 chip, as well as supporting software to run on host PC.
0 Kudos
Reply