Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

If loop with parameters.

Honored Contributor II

I have this bothering me for quite some time now. I make a simple loop with ifs to create a state machine, where I just want stuff to happen in a certain order after some flags are activated.  


Something like this: 


reg state; parameter stt_idle = 2'b00; parameter stt_one = 2'b01; parameter stt_two = 2'b10; parameter stt_three = 2'b11; initial state = stt_idle; always @ (posedge clk or negedge reset) begin if(!reset) state<=stt_idle; else begin if(state==stt_idle) begin if(...) state<=stt_one; else state<=stt_idle; end else if(state==stt_one) begin if(...) state<=stt_two; else state<=stt_one; end else if(state==stt_two) begin if(...) state<=stt_three; else state<=stt_two; end else if(state==stt_three) begin if(...) state<=stt_idle; else state<=stt_three; end end end  


I'm spying the signals in signal tape and for some reason, sometimes something happen where all the state.stt_... signals are all at 0 making the state machine going out of the loop and my design breaks. I tried to use a buffer state where I add an else at the end and do state=buf_state. That makes it so the signals go back to the loop, however this wall make me lose some state transitions, since this break seems to happen whenever there is a state change. For example, imagine my code was in the idle state and it was suppose to go to the one state however. It broke and it goes back to the idle, because it never entered the one state. 


Has anyone ever encounter that problem? How did you solve it? 

Do you see a flaw in the code that could be a cause for this? 

Anyway you can help me? 



0 Kudos
4 Replies
Honored Contributor II

In your actual code, are you using blocking or non-blocking assignments for the state transition assignments?

Honored Contributor II

Although I didn't use it in the code block, I use "<=" to execute the code in parallel. Will modify that in the example to make it clear. Sorry for the misunderstanding.

Honored Contributor II

Have you tried using case statements instead of ifs? I can't see anything wrong with the way you've written the ifs but what you're describing would work equally well (if not better) with a case statement so it'd be worth seeing if the compiler behaves better with that...


(I am the author of this question)


I think I first used case instead of ifs, and then started using ifs because of this exact problem but got the exact same issue.


I'm using a 320 MHz PLL in this module (the fastest clock I use in my design) but I fill all timing requirements in time quest.


Do you think that might influence it anyway?