Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Implementation of Altera Design examples

Altera_Forum
Honored Contributor II
‎04-13-2010 08:10 PM
1,112 Views

Hi, 

 

I was going through the design examples mentioned at altera websites 

 

For eg. consider this 

 

http://www.altera.com/support/examples/verilog/ver_twod_fir.html 

 

I wanted to know how would I implement on DE2_70 Board. 

 

If anyone please give me some step by step procedures I would highly appreciate. 

 

Thanks
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎04-13-2010 11:17 PM
443 Views

To begin with the same example I have compiled the top level two_d_filter.v file in Quartus. 

 

Now can any one help me with Pin Assignments in the assignment editor ? 

 

I want the input to be image file.. .. But I'm not able to understand how would I give that image file from Board..  

 

Is there anyway I could load an image file into board (using Control Panel/Video Utility of DE2-70) and then give the pin assignment ? 

 

Thanks
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.