Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Internal CPU bus.

MFija
Beginner
1,082 Views

Hi there,

i was wondering how does CPU and ALU gets data from:

  • does ALU get it directly from registers, and if so, what are these registers(are they part of cache/ROM or independent)?
  • does CPU get data from general purpose registers, are these registers part of RAM/cache?

 

best regards,

Mateusz Fijak

 

0 Kudos
1 Reply
JOHI
New Contributor II
172 Views

Hello,

Your question is very general, therefore it is difficult to answer.

In  a NiosII-ARM-Risc processor architecture, data and instructions are transferred via a bus (Avalon Bus) to the CPU. The data can come from Rom Ram, UART  or other components connected to the bus.

There the data ends up in a series of CPU-registers, then, operations are executed between the CPU registers. The result can be sent back to the memory or other components connected to the bus.

Depending on the type of processor, instructions & data can be cached. This means that if the cache contains the requested info, then the cache will provide.

However sometimes we do not want cached data, sometimes we want to read into a specific  register each time (for example if we have an intelligent component such as a UART). In that case, using CPU instructions that never use cached data, we get the correct result.

Best Regards,

Johi.

Reply