Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16609 Discussions

Is there any possible way to detect the accurate clock cycle of memory access or calculation for performing some algorithms in Nios II processor?

GKO00
Beginner
‎09-26-2019 07:37 AM
559 Views
 
0 Kudos

Link Copied

1 Reply
AnandRaj_S_Intel
Employee
‎09-27-2019 02:50 AM
366 Views

Hi,

 

  1. The number of instructions which take more than one clock cycle is determined by the complexity of the ALU and its pipelining architecture. Therefore, the minimum and maximum cycles per instruction depend on the core you choose (Nios® II/f, Nios II/s, Nios II/e).
  2. For the cycles per instruction, refer to chapter 5, Nios II Core Implementation Details, in the Nios II Processor Reference Handbook
  3. Also, refer An391 fro examples.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an391.pdf

http://www.cs.columbia.edu/~sedwards/classes/2007/4840/n2cpu_nii5v1.pdf

 

Regards

Anand

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.