Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15469 Discussions

Is there any possible way to detect the accurate clock cycle of memory access or calculation for performing some algorithms in Nios II processor?

GKO00
Beginner
272 Views
 
0 Kudos
1 Reply
AnandRaj_S_Intel
Employee
79 Views

Hi,

 

  1. The number of instructions which take more than one clock cycle is determined by the complexity of the ALU and its pipelining architecture. Therefore, the minimum and maximum cycles per instruction depend on the core you choose (Nios® II/f, Nios II/s, Nios II/e).
  2. For the cycles per instruction, refer to chapter 5, Nios II Core Implementation Details, in the Nios II Processor Reference Handbook
  3. Also, refer An391 fro examples.

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/an/an391.pdf

http://www.cs.columbia.edu/~sedwards/classes/2007/4840/n2cpu_nii5v1.pdf

 

Regards

Anand

Reply