Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15059 Discussions

JTAG chain - unable to read device chain

nickfol
Beginner
167 Views

Hello. I have a Quartus II issue related to FPGA detection. I have 2 different Cyclone V and 3 JTAG-Blaster (1 is USB and 2 is Ethernet). Quartus II detects blasters, but FPGA cannot. Whatever I do - "unable to read device chain". I don't know what to do - I've already reinstalled Quartus II and drivers, restarted JTAG-Server, tried different combinations of blasters and FPGAs - nothing can solve my problem. With that, I am sure that both FPGAs and blasters (at least ethernet) are working. I work on Windows 10, 64 bit.

0 Kudos
2 Replies
Ash_R_Intel
Employee
147 Views

Hi,


Please review the board connections as per the guidelines given in the Cyclone V Pin Connection Guildelines:

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/cyclone-v/pcg-01014.pdf


There are some recommendations in the below Knowledge base:

https://www.intel.com/content/www/us/en/programmable/support/support-resources/knowledge-base/soluti...


Additional support:

Forum query:

https://community.intel.com/t5/FPGA-SoC-And-CPLD-Boards-And/Unable-to-scan-device-chain-Max-10/m-p/1...


Please let us know your findings.


Regards.


Ash_R_Intel
Employee
136 Views

Hi Nick,


Is there any update to your issue?

Please check following things on the board:

1) Whether all the power supplies reach upto their recommended levels before configuration starts.

2) Monitor nSTATUS pin. Expected to be low until the power supplies are stable.

3) If the power supplies are stable then are nSTATUS and nCONFIG pins going high. You should see these pins to remain in high state during configuration.

4) Is there any broken link in the daisy chain of the FPGA devices and the JTAG.


If possible please share a block diagram of how the devices are connected in chain and to the JTAG ports.


Regards.


Reply