Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15322 Discussions

Loop unrolling doesn't improve the processing time of radix-4 butterfly

JBorr6
Novice
292 Views

I am running an emulation of an FFT using aocl 19.1.0.240 with s10_gh1e1_4Dx2 board.

 

But when I tried comparing the radix-4 butterfly with (#pragma unroll before the for loop) and without loop unrolling, there is no difference in their processing time. Can anyone help me with this? Thank you so much.

0 Kudos
1 Solution
EBERLAZARE_I_Intel
267 Views

Hi,

 

I am unsure what the causes might be, we do have a tutorial on usage of loop unroll below:

https://software.intel.com/content/www/us/en/develop/documentation/oneapi-fpga-optimization-guide/to...

https://github.com/intel/BaseKit-code-samples/blob/master/FPGATutorials/FPGAExtensions/LoopAttribute...

 

You could try the example, and if the problem persists  let me know.

View solution in original post

1 Reply
EBERLAZARE_I_Intel
268 Views

Hi,

 

I am unsure what the causes might be, we do have a tutorial on usage of loop unroll below:

https://software.intel.com/content/www/us/en/develop/documentation/oneapi-fpga-optimization-guide/to...

https://github.com/intel/BaseKit-code-samples/blob/master/FPGATutorials/FPGAExtensions/LoopAttribute...

 

You could try the example, and if the problem persists  let me know.

Reply