Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

MAX 10 BSD file question

dmardian
Beginner
116 Views

I am currently using the MAX 10 (10M02SCU169A7G). I have been tasked with creating some sort of self tests for the FPGA and seems like what I am looking for is a boundary scan test. I created the attached .bsd file but I can't really find any documentation on what to do with it or how to perform the scan?

I have a Aurix micro-processor that controls the FPGA. We have access to the JTAG enable pin along with the TMS/TCK/TDI/TDO pins. We also have the configuration pins.

 

Any help on how to perform these would be much appreciated. 

0 Kudos
2 Replies
NurAiman_M_Intel
Employee
104 Views
NurAiman_M_Intel
Employee
83 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.


Reply