Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Migrate to Max V problem.

Altera_Forum
Honored Contributor II
‎03-06-2011 06:06 PM
1,616 Views

Hi. I had one design which used EPM3064ATC44-10. Now I need to convert to 5M80ZE64C5.  

I use AHDL and Quartus II 64 bit 10.1 Web (service pack 1). I got this error  

 

Error: Fitter requires 9 LABs to implement the project, but the device contains only 8 LABs 

 

I still have some LE left. 

Total logic elements 69 / 80 ( 86 % ) 

 

How can I make the fit to avoid select the next device which is 5M160? Many thanks in advance.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎03-09-2011 06:55 PM
522 Views

Could it be a bug in the software? As I understand that 5M80ZE64C5 should have more than 8 LABs.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-09-2011 07:27 PM
522 Views

the MAXV architecture manual says each LAB contains 10 LE. 80 LE => 8 LABs sounds right

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.