Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17251 Discussions

ModelSim - Force statement in testbench

Altera_Forum
Honored Contributor II
‎11-17-2011 08:24 PM
1,570 Views

How can I force a node in the vhdl code during simulation. 

 

tried this in test bench, no luck, get unknown identifier. 

 

nc_force ("I1:mode1", '1'); 

 

I can do i manually in the modelsim window: 

force -freeze I1\mode1 1 

 

I would prefer have the command in the testbench file
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎11-18-2011 02:40 AM
805 Views

nc_force is a Cadence specific library function 

I don't think it is supported in ModelSim 

In ModelSim, it has its own version of nc_force 

Look up signal_spy in ModelSim manual
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎11-18-2011 06:04 PM
805 Views

thanks thanks thanks, (done to satisfy min message requirements)

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.