Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Modelsim starter edition consider file .sdc?

Altera_Forum
Honored Contributor II
‎04-05-2013 02:59 PM
1,428 Views

Hi,  

 

i am looking for limits of modelsim starter edition 10.1b or my understanding . 

I simulate a little project (PLL + logic function with 2 inputs and 1 outputs) and i don't understand why in simulation i can't find delay between my input and my output that i find in real (hardware, oscilloscope). 

 

I use gate level simulation, i have in file .sdc. When i modify delay in file .sdc, i see in oscilloscope and not in simulation. 

 

Modelsim starter edition consider my file .sdc?  

 

thanks
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.