Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Most Pin assignments are not visible in the Schematic (bdf) file

Altera_Forum
Honored Contributor II
‎07-12-2018 11:41 AM
1,318 Views

Hi all, 

This is my second thread of the day. I am sorry but I am frustrated as I am trying to solve these problem since many days. 

 

When I import .csv(pin assignment file) file into my project, although few assignments appear in the schematic, but most of the assignments are not visible in the schematic at all. What may be the problem...
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-24-2018 06:30 AM
577 Views

Ok this problem is also solved. Before compilation of the project in the Quartus I first ran Start analysis and elaboration. This detected all the ports in the projects.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.