- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello people,
I am having a completely ununderstandable error. After I compile my code in Quartus II 13.1 and try to run Modelsim through Quartus (Nativelink) I get a strange error: NONE. Check the Nativelink log file C:................................ for detailed error messages. The Modelsim Altera path is set correctly and sometimes it runs, sometimes it doesn't. Now it cannot run. What is wrong?? Thank youLink Copied
6 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Did you open the report file?
If you are using the Quartus Web Edition ( free ) you have to use Model-Sim Altera Starter. This appears as "ModelSim-Altera" when you set your simulation tool. Did you choose "ModelSim" instead? Anyway, post the contents of nativelink report.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi!
I am using Quartus II 64-bit version 13.1.0 Build 162 10/23/2013 SJ Web Edition Modelsim version is ModelSim ALTERA STARTER EDITION 10.1d The dump of the report file is:
Info: Start Nativelink Simulation process
Info: NativeLink has detected a mixed Verilog and VHDL design -- none simulation models will be used
========= EDA Simulation Settings =====================
Sim Mode : RTL
Family : cycloneive
Quartus root : c:/altera/13.1/quartus/bin64/
Quartus sim root : c:/altera/13.1/quartus/eda/sim_lib
Simulation Tool : modelsim-altera
Simulation Language : none
Simulation Mode : GUI
Sim Output File :
Sim SDF file :
Sim dir : simulation\modelsim
=======================================================
Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File TestProject1_run_msim_rtl_none.do already exists - backing up current file as TestProject1_run_msim_rtl_none.do.bak1
NONE
Error: NativeLink simulation flow was NOT successful
================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode: NONE
Nativelink TCL script failed with errorInfo: can't read "family_all_lib_list(cycloneive,none)": no such element in array
while executing
"set my_lib_list $family_all_lib_list($family,$language)"
(procedure "::quartus::sim_lib_info::get_sim_models_for_family" line 12)
invoked from within
"::quartus::sim_lib_info::get_sim_models_for_family $family $language $rtl_sim $tool $hdl_version"
(procedure "get_sim_models" line 7)
invoked from within
"get_sim_models $family $language $rtl_sim $tool"
(procedure "get_sim_models_for_design" line 8)
invoked from within
"get_sim_models_for_design $lang $rtl_sim "modelsim""
invoked from within
"if {
nl_postmsg error "Error: Can't open file $msim_do_file_name: $file_id"
set msim_do_file_n..."
(procedure "gen_msim_script" line 69)
invoked from within
"gen_msim_script args_hash"
("eval" body line 1)
invoked from within
"eval gen_msim_script args_hash"
invoked from within
"if {
error "$::errorCode" "$::errorInfo"
} elseif {$script_mode == 0} {
post_message..."
(procedure "launch_sim" line 109)
invoked from within
"launch_sim launch_args_hash"
("eval" body line 1)
invoked from within
"eval launch_sim launch_args_hash"
invoked from within
"if {
set savedCode $::errorCode
set savedInfo $::errorInfo
error $result $savedInfo $savedCode
} else {
..."
invoked from within
"if {
set status 1
if {
set savedCode $::errorCode
set sav..."
(procedure "run_sim" line 78)
invoked from within
"run_sim run_sim_args_hash"
invoked from within
"if {
set savedCode $::errorCode
set savedInfo $::errorInfo
error "$result" $savedInfo $savedCode
} else {
er..."
(procedure "run_eda_simulation_tool" line 330)
invoked from within
"run_eda_simulation_tool eda_opts_hash"
Thanks!
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
It seems the important message is:
Info: NativeLink has detected a mixed Verilog and VHDL design -- none simulation models will be used A report of a simulation I done is: Info: NativeLink has detected VHDL design -- vhdl simulation models will be used Some reports on the Web, show mixed Verilog and VHDL design, but says "vhdl simulation models will be used" instead. Did you use vhdl and verilog codes?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
No. My files are only one VHDL file, one translated-to-VHDL .bdf file and a PLL from ALTERA library
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I created another project i included the same files and it runs. Until the next time it fails again. Is it a bug of 13.1?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I had similar error with 13.1 build 162 web edition:
after a clean install, i got stuck with: [modelsim.ini addsubsum_nativelink_simulation.rpt]....
Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/altera/13.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Error: Can't launch the ModelSim-Altera software -- the path to the location of the executables for the ModelSim-Altera software were not specified or the executables were not found at specified path.
Error: You can specify the path in the EDA Tool Options page of the Options dialog box or using the Tcl command set_user_option.
Error: NativeLink simulation flow was NOT successful
...
my EDA Tool path for ModelSim-Altera is and was by default set to c:\altera\13.1\modelsim_ase\win32aloem Resolved it by copying c:\altera\13.1\modelsim_ase\modelsim.ini --> c:\altera\13.1\modelsim_ase\win32aloem

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page