Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

OpenCL BSP Design

Altera_Forum
Honored Contributor II
887 Views

Does anyone has experience designing BSP? 

 

I have a A10 board without BSP, and it have 2 DDR4 memory, 

so I try to follow opencl dsp design tutorial to design a bsp, 

I copied a10_ref, and named it my_board, 

however, a10_ref has only 1 DDR memory, and the device and pin planner doesn't fit to my board, 

I first modified device in device.tcl from 10AX115S2F45I1SG to 10AX115N3F40E2SG, and also modified pin in flat.qsf. 

then I open board.qsys, acl_ddr4_a10.qsys, acl_ddr4_a10_core.qsys and click "sync all system info" to upadte device in .qsys file. 

then I generate HDL, 

then I run base compile with export ACL_QSH_COMPILE_CMD="quartus_sh –-flow compile top -c base" and compile boardtest.cl

however, I keep getting this error 

 

Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c base 

Info: Using INI file /root/intelFPGA_pro/17.0/hld/board/custom_platform_toolkit/tests/boardtest/boardtest/quartus.ini 

Info: qis_default_flow_script.tcl version:# 1 

Info: Initializing Synthesis... 

Info: Project = "top" 

Info: Revision = "base" 

Info: Analyzing source files 

Error (18185): Your design contains IP components that must be regenerated. To regenerate your IP, use the Upgrade IP Components dialog box, available on the Project menu in the Quartus Prime software 

Error (18186): You must upgrade the IP component instantiated in file ip/board/board_kernel_clk_gen.ip to the latest version of the IP component. 

Error (18186): You must upgrade the IP component instantiated in file ip/board/board_pcie.ip to the latest version of the IP component. 

Error: Flow failed: ERROR: Current design not found
0 Kudos
0 Replies
Reply