- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Currently I am working on an openCL project. It works in simulation, but when I compiled for hardware using Quartus II on Arria 10 soc, it could not finish even with a whole weekend! (it's estimated to consume 76% DSP and 78% BRAM) Could the reason be that the generated verilog file is not synthesizable?
Link Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page