Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Honored Contributor I
792 Views

OpenCL project compilation is taking forever to finish

Currently I am working on an openCL project. It works in simulation, but when I compiled for hardware using Quartus II on Arria 10 soc, it could not finish even with a whole weekend! (it's estimated to consume 76% DSP and 78% BRAM) Could the reason be that the generated verilog file is not synthesizable?

0 Kudos
0 Replies