Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17049 Discussions

Optimum compressor (carry-save adder) for Arria V architecture?

Altera_Forum
Honored Contributor II
‎04-28-2013 10:38 AM
1,407 Views

Can anybody point me to a reference like the Advanced Synthesis Cookbook for the Arria V? 

 

Specifically, I'm looking for what the optimum compressor implementation is. The Advanced Synthesis Cookbook likes 6-to-3 compressors very much for the Stratix series. 

 

However, does this also hold for the Arria V and should they be implemented the same way? 

 

Thanks.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-03-2013 08:14 AM
434 Views

Well, after doing a documentation dive on the Stratix series and the Arria V, it seems like the Arria V has similar arithmetic blocks. So, I assumed that the same compressor system holds. 

 

This *seems* to be okay. I haven't gotten horrible timing results, but I'm certainly far from knowing whether this is optimal or not. Just thought I would update for some future person.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-03-2013 09:17 AM
434 Views

The logic blocks are now fairly consistent across the whole family Cyclone-arria-stratix, so whats good for one is usually good for the others.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.