Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Organizing hdl sources through .qip file

Altera_Forum
Honored Contributor II
1,481 Views

Hi all, 

Probably this is a very simple question but I couldn't figure out how to do it in Quartus. 

 

I have a design with a sopc module, a few MegaWizard modules and other modules I've written in Verilog/VHDL. 

I can see that hdl files used by Sopc and Megawizard modules are grouped in Quartus project file list under a qip file header, which acts as a folder in a file tree. 

On the other hand my .v and .vhd files are listed without any hierarchical structure, then making very difficult to understand which module each file belongs to. 

How can I group module files like sopc or megawizard? 

Should I manually write a qip file or is there an automatic function available in Quartus? 

 

Regards 

Cris
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
562 Views

Hi, 

 

There is currently no way for you to automatically generate a qip. You need to generate it by hand if you want to use it. 

 

Hope this helps 

 

DK
0 Kudos
Reply