Out of global clocks - Routing of reset signals

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Out of global clocks - Routing of reset signals

1,064 Views

Hi,

I'm having a problem with my design.

I'm getting failed compilation runs or very big neg. time slacks.

It seems that this is caused by Quartus running out of global clock nets.

Having looked into the Fitter report, it seems that half of the 20 global

clock nets are "blocked" by reset signals - being generated by the

SOPC system as "... domain_synch_module....data_out".

Is there a way, I can handle this problem, using multicycle-commands

for the reset signals or something like that?

If you think "Newbie, RTFM!!!", please give me a hand (and a link to it).

I'm more than willing to find out the right way to cope with multiple clocks

and a better reset handling.

Best regards,

Roman Dietrich

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.