- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hai all,
I am trying to simulate a PID controller in VHDL... I have tried a code but I am getting output only every two clock cycles!!! I have attached the vhdl code and its corresponding test bench.... Can anyone help me regarding this issue. Thanks in advance.... :-)Link Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
uh, better respond late than never I guess :cool: the signal "output", which is used also used as an input, is not initialized. If you run this through ModelSim, it will immediately tell you that it will return all X's as a result of an arithmetic operation with that. Either define your port as "output: buffer std_logic_vector(15 downto 0) := (others => '0')" or introduce a reset signal. Best regards, GooGooCluster
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page