Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

PLL Reconfiguration mgmt_readdata stays zero after reconfiguration

Altera_Forum
Honored Contributor II
‎07-27-2017 06:14 PM
1,297 Views

For PLL reconfiguration, if it's successful, should be able to read 1 from mgmt_readdata. what happened is frequency of each pll channel is changed successful but phases not. then I tried to read the status from pll reconfiguration module. it stays low. Does anybody have a clue what might have happened here and what should I look at to solve it? Thanks!

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.