Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15461 Discussions

PLL seperate design unit different between Quartus and Modelsim

Christian_Woznik
225 Views

Hello everyone,

I have yet another problem with Quartus and this time with Modelsim as well.
In my design I use a PLL which I inserted via a Megawizard IP Core.

The problem is, that Quartus adds a separate design unit for the IP core and does not add it in work. This causes problems while trying to run Modelsim. While replacing the file with the simulation file it adds the pll into the work design unit and thus is not able to find it under the unit that Quartus uses.

So whenever I want to switch from Modelsim to Quartus I have to change my file which gets annoying really fast. Is there a workaround to avoid that?

I have attached the changes below for better understanding.

Best regards
Christian

Quartus:

library NNFPGA_PLL;
use NNFPGA_PLL.all;

entity NNFPGA_neuralNetwork is
port (...);

end NNFPGA_neuralNetwork;


architecture behave of NNFPGA_neuralNetwork is
...
signal subClock : std_logic;
signal locked : std_logic;
...

begin
PLL : entity NNFPGA_PLL.NNFPGA_PLL
port map(refclk => clk,
rst => rst,
outclk_0 => subClock,
locked => locked);

...

end behave;

 

Modelsim:


--library NNFPGA_PLL;
--use NNFPGA_PLL.all;

entity NNFPGA_neuralNetwork is
port (...);

end NNFPGA_neuralNetwork;


architecture behave of NNFPGA_neuralNetwork is
...
signal subClock : std_logic;
signal locked : std_logic;
...

begin
PLL : entity work.NNFPGA_PLL
port map(refclk => clk,
rst => rst,
outclk_0 => subClock,
locked => locked);

...

end behave;

 

0 Kudos
2 Replies
Ash_R_Intel
Employee
210 Views

Hi

Why don't you create a NNFPGA_PLL library in Modelsim and compile the file in it? If you had generated the simulation environment from the Quartus, then it generates a msim_setup.tcl file that does the environment setup for you like compiling the files in required libraries.


Regards


Ash_R_Intel
Employee
81 Views

We do not receive any response from you to the previous answer that I have provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you


Reply