- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
At the Pin planner , i configure the I/O standard,slew rate , current strength for each pin . at the .qsf file - new lines were created by my choices . i know that the voltage,current,slew rate is fixed for each pin according to his hardware properties , so what does those new lines changes ?Link Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
--- Quote Start --- i know that the voltage,current,slew rate is fixed for each pin according to his hardware properties , so what does those new lines changes ? --- Quote End --- Not quite right. I/O voltage is set by VCCIO connection and you need to inform Quartus about this choice in the Pin Planner. But current or slew rate are programmable for most FPGA families. Review the device handbook.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi ,
i read at the device handbook that the current strength and slew rate ate programmable i didn't understand if the voltage change due to yhe selection . F.E : if the bank connected to V=3[v] and i choose to configure the pin to 2.5[v] - does it means that the output voltage will be 2.5[v] ?- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
You are expected to select an I/O standard that fits the applied VCCIO value. Selecting an incompatible I/O standard doesn't change the voltage but might cause I/O failure.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
o.k , i got it .
thanks .
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page