Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Platform Designer BFM bug

Honored Contributor II

Hi all, 


I have a little bug that is really annoying. Probably my fault because it seems very simple ! 

I open a Platform Designer project with my Quartus pro (version 17.1). 

I instantiate an Intel FPGA Avalon-MM Slave BFM. 

This slave must have a data width of 512 with 8 words of 64 bits (I have a board with DDR, and I simulate the communications on the Avalon bus, hence this large data width). 

When I create the slave, I fill the parameters correctly: 

- symbol width = 64 

- number of symbols = 8 


But the an error occurs : byteenable[8] must be 64 (data_width/8) 

And I perfectly agree with him but the byteenable signal is set to a length of 8. And I cannot change that. 


Any ideas ? 


Thanks ! 

0 Kudos
2 Replies
Honored Contributor II

Just for the record, I got an answer from Altera support and the solution was indeed simple, but not clear. If you use the byteenable signal, the symbol width of the Avalon slave interface must stick to 8 bits. Hence, you have to play with the number of symbols of the BFM to cope with the length you need. In my case, instead of have 8 symbols of 64 bits, I had to go with 64 symbols of 8 bits.

Honored Contributor II

the "byteenable" signal name is misleading, it should be "symbolenable". But AFAIK they always use 8 bit symbols in their design examples so it may never have occurred to them.