Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Power Profiling in Altera DE1 SoC for OpenCL Implementation

Altera_Forum
Honored Contributor II
‎03-04-2016 12:04 AM
1,356 Views

I am currently working on Altera DE1 SoC, Implementing algorithms for computer vision applications. For benchmarking purpose I have to power profile it (power utilized only for the execution of my algorithm in OpenCL), How can I do that? I want to disable all the unwanted 7 segment displays and unused peripherals in DE1 SoC.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.