- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi All,
I encountered with a wiered problem. When one of my verilog modules was not sysnthesized as State machine by Quartus, I checked the parameters settings created by Quartus for the State machine parametes. pic1: ControllerParameters -> Verilog module parameters pic2: ControllerParameterSettings -> Parametes set by Quartus Any ideas on how to fix this?? Thanks in advance, TrinathLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Got resolved!!!
Overwritten parameter settings manually on block diagram. Wishes, Trinath
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page