Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Quartus IP SDC files

SKon1
Novice
2,365 Views

Hello,

 

I'm using a Native PHY Transceiver in my Arria V design.

The IP is generated successfully - but I can't see any SDC files generated with it...do I have to write the timing constraints for it myself ?

0 Kudos
7 Replies
Abe
Valued Contributor II
215 Views

Hi,

 

When generating the PHY, click the EDA Options button and select the Generate Netlist option. Now, generate the PHY IP again. This time you will find the SDC generated.

KhaiChein_Y_Intel
215 Views

You may refer to https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/xcvr_user_guide.pdf (SDC Timing Constraints for Arria V Transceiver Native PHY IP Core )

 

SKon1
Novice
215 Views

Abe,

I checked the generate netlist box and regenerated the PHY - can't see any .SDC in the folder

SKon1
Novice
215 Views

KYeoh,

 

I see the SDC section for the Arria V.

Can't find any "set_output_delay" constraints for the data output.

It's basically only false paths...am I missing something ?

 

KhaiChein_Y_Intel
215 Views

Hi Skon1,

 

The constraint for set_output_delay is not needed.

SKon1
Novice
215 Views

Did you see the document ?

I could see only false_path constrains in it...is that all that's required ?

KhaiChein_Y_Intel
215 Views

Yes. You just need to create clock and set false path to those asynchronous path.

Reply