Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
16022 Discussions

Quartus Prime Lite synthesis optimizes out data in and data out of NCO IP

JSLY
Novice
323 Views

I have Quartus Prime Lite Software with IP free license, when I implement the NCO IP in my design it shows up in the RTL View correctly connected up, but then when I go to Technology Map Viewer the NCO input and outputs are optimized out and all I get is a data strobe coming out of the NCO???  

to debug I even set some of the ports to a constant and the NCO output still gets optimized out, meaning there is no output from my signal generator.

 

0 Kudos
2 Replies
YEan
Employee
305 Views

You may try with this in the qsf:

set_global_assignment -name PRE_MAPPING_RESYNTHESIS OFF

set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS OFF

set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF

YEan
Employee
275 Views

Hi,


Do you have any update on your problem?


Thanks,

Ean


Reply