Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17093 Discussions

Quartus Prime Lite synthesis optimizes out data in and data out of NCO IP

JSLY
New Contributor I
‎02-28-2022 04:56 PM
1,597 Views

I have Quartus Prime Lite Software with IP free license, when I implement the NCO IP in my design it shows up in the RTL View correctly connected up, but then when I go to Technology Map Viewer the NCO input and outputs are optimized out and all I get is a data strobe coming out of the NCO???  

to debug I even set some of the ports to a constant and the NCO output still gets optimized out, meaning there is no output from my signal generator.

 

RTL Viewer.png
(Virus scan in progress ...)
Tech Viewer.png
(Virus scan in progress ...)
NCO syn no output.png
(Virus scan in progress ...)
0 Kudos

Link Copied

2 Replies
YEan
Employee
‎03-01-2022 07:55 PM
1,579 Views

You may try with this in the qsf:

set_global_assignment -name PRE_MAPPING_RESYNTHESIS OFF

set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS OFF

set_global_assignment -name REMOVE_DUPLICATE_REGISTERS OFF

0 Kudos
Copy link
YEan
Employee
‎03-09-2022 07:18 PM
1,549 Views

Hi,


Do you have any update on your problem?


Thanks,

Ean


0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.