- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
for example:
ENTITY interpolation_filter IS PORT( clk : IN std_logic; clk_enable : IN std_logic; reset : IN std_logic; filter_in : IN real; -- double filter_out : OUT real -- double ); END interpolation_filter; Compiling eror: Error (10414): VHDL Unsupported Feature error at interpolation_filter.vhd(39): cannot synthesize non-constant real objects or values Error (10414): VHDL Unsupported Feature error at interpolation_filter.vhd(40): cannot synthesize non-constant real objects or valuesLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
The error log is self exaplanatory.
Real variables are not synthesized.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page