Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Querying design's completion status via Tcl

Altera_Forum
Honored Contributor II
‎06-26-2017 03:16 AM
1,847 Views

I am trying to find a way to check if the project has been successfully compiled (map, fit, sta, asm, pow steps) via Tcl. 

The most likely method from the Tcl API seems to be: 

<revision name> -type "Post_Fit"] 

but I got 

 

--- Quote Start ---  

"Error (18086): The Quartus Prime Pro Edition software does not support this feature" 

--- Quote End ---  

 

How can one query if a compilation step is completed or not, e.g. what if the "Fitter" has ran, but the STA and Power Analyzer have not? 

Is it a matter of checking if the appropriate .rpt files are present?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.