Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15552 Discussions

Querying design's completion status via Tcl

Altera_Forum
Honored Contributor II
838 Views

I am trying to find a way to check if the project has been successfully compiled (map, fit, sta, asm, pow steps) via Tcl. 

The most likely method from the Tcl API seems to be: 

<revision name> -type "Post_Fit"] 

but I got 

 

--- Quote Start ---  

"Error (18086): The Quartus Prime Pro Edition software does not support this feature" 

--- Quote End ---  

 

How can one query if a compilation step is completed or not, e.g. what if the "Fitter" has ran, but the STA and Power Analyzer have not? 

Is it a matter of checking if the appropriate .rpt files are present?
0 Kudos
0 Replies
Reply