Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Question About Graphic editor

Altera_Forum
Honored Contributor II
2,044 Views

I am new with the graphic editor. How do I label the nets for error signals instead of directly connect them? Thanks.

0 Kudos
7 Replies
Altera_Forum
Honored Contributor II
1,361 Views

is it erroring out in Analysis and Synthesis? can you post the error. 

 

i'm not sure if the required AHDL syntax can do [0:3], try [3:0]. other than that it looks like it should work
0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

I tried using [0..3]. It works now. So we can not use [0:3] format, right?

0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

seems that way, you could try searching for AHDL documentation if this is legal or not. glad its working :)

0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

Another question is that I have a input signal goes to 5 places. Do I need to use a buffer when I edit the gdf? Does the software will automatically assign a buffer for it after synthesize? Thanks.

0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

no, you can just have an input pin and connect it to all of the destinations using a point to point net or using the named nets like you have in your example

0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

Thanks for your answer.

0 Kudos
Altera_Forum
Honored Contributor II
1,361 Views

I am migrating an old design(Quick Work) using Max Plus II. Do you know how to realize the attached schematic use Max Plus II. Thanks for your help.

0 Kudos
Reply