Reducing number of pins to connect SDRAM

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Reducing number of pins to connect SDRAM

997 Views

Hello,

I have a design based on the 144 pin EP3C25.

I programmed a NIOS II processor with external SRAM connected to the FPGA but for this I need more than 30-pins.

In order to reduce this amount I found and EDN article in which is descibed how to multiplex the data-lines with the lower address-lines.

I have attached this article (Look for: SDRAM interface slashes pin count).

Is there someone who could help me to implement this solution in the altera sdram.vhd which is generated by the MegaWizard Plug-In Manager.

I tried to understand how the SDRAM-interface is implemented with sdram.vhd but because i am beginner using FPGA's it is still too complicated for me at this moment.

Thank you and best regards,

Wamor

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.