Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17252 Discussions

[SOPC Builder] Connect 2 Avalon ST interfaces with different clock domains

Altera_Forum
Honored Contributor II
1,619 Views

Is there an easy way to connect 2 Avalon ST interfaces each with its own clock domains? 

 

I expected there should be a ST adapter will do the job but look like there is no such thing. 

 

Advice please!
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
586 Views

Just put a dual-clock FIFO in between them. This is how it's done throughout the Avalon ST based components. Use the rdempty signal on the read side to provide your valid signal. Use the wrfull signal on the write side (and maybe wrusedw depending on the ready latency) to provide the ready signal. 

 

Can't get easier than that. Probably take you all of 10 minutes to code. Be sure to pass the startofpacket, and endofpacket and any other needed signals through the FIFO. 

 

Jake
0 Kudos
Altera_Forum
Honored Contributor II
586 Views

Thanks Jake, I am wondering if you have time for yourself instead of helping people out around here.:)

0 Kudos
Altera_Forum
Honored Contributor II
586 Views

Hi, 

 

I need crossing two synchronous clock domain for Avalon-ST 

First, Avalon-ST source has clock 100MHz 

Second, Avalon-ST sink has clock 50MHz (100 / 2) 

Both clock are synchronous. Is possible crosing without DCFIFO ?  

 

Regards, 

Rob.
0 Kudos
Reply