- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Xilinx ChipScope has Virtual IO core, which can monitor and drive internal FPGA signals.
Here is its spec (http://www.xilinx.com/support/documentation/ip_documentation/chipscope_vio.pdf). I wonder if Altera tools have something similar. I was unsuccessfully trying to find in SignalTap documentation. Thanks, EvgeniLink Copied
4 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
sources and probes. there is a megafunction
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Source and probe offers part of the functionality: Drive signals quasi-statically, not changing at design speed.
A real time stimulus generator would be an interesting extension to SignalTap, but isn't yet available from Altera. For the time being, you need to design similar test tools yourself. You can e.g. download stimuli to a block RAM through the memory editor tool and replay it by a simple state machine. The SignalTap trigger out feature can be used to synchronize a stimulus generator.- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Which type of RAM is most suitable for this purpose?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for all your responses.
Here is the link to sources & probes megafunction. (http://www.altera.com/literature/hb/qts/qts_qii53021.pdf) Evgeni
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page