Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

SignalTap over Avalon?

Altera_Forum
Honored Contributor II
821 Views

Rather than using the SignalTap GUI, I'd like to instantiate a SignalTap core, trigger it with my own software and end up with a vcd file. Reading through the documentation I see one show stopper. It seems the core needs to communicate through the programming JTAG connection. Is there anyway to communicate with the core over the Avalon bus instead? Something like an Avalon to JTAG-tap bridge would probably do the trick and might not be too hard to write, but I don't have the time to write/debug one. Also, how can I tell where it stores the log in on-chip memory? And were can I find documentation about how to decode the log? 

 

I may never get around to this, but if someone out there has a quick and easy solution I'd make use of it.
0 Kudos
0 Replies
Reply