Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Simulation: Self Checking TestBench

Altera_Forum
Honored Contributor II
1,700 Views

Hi all, 

Is it possible to simulate a self checking testbench in Quartus. For example, 

Say my DUT is a multiplier, I want to input data: Random 1, data: Random2 and check if the DUT output is == to Random1 X Random2 in my testbench. Can this be done with out using the waveform format. Most Altera documents talk about inputting stimulus in waveform format. Is there a wave to input stimulus in text format. Help me with this. 

 

Using Modelsim for this kind of simulation prevent me from using Altera's Megafunctions, is there any way around it?
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
915 Views

You want to use Modelsim, and you can use megafunctions for this. The Verification part of the Quartus II handbook should discuss this: 

http://www.altera.com/literature/hb/qts/qts_qii53001.pdf 

It's probably the altera_mf.v/hd libraries you want, and is discussed in the Functional RTL Simulation section. 

 

There are also scripts that can be used for loading libraries. (They can be a little overkill, in that they can load more than your design needs, but to cover everyone they need to do this.) 

http://www.altera.com/support/examples/tcl/tcl-modelsim.html
0 Kudos
Altera_Forum
Honored Contributor II
915 Views

Thank You. I found the info on that document. I just had to compile the libray.

0 Kudos
Reply