Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Stratix V DSP Modes

Altera_Forum
Honored Contributor II
‎06-20-2014 06:31 PM
1,169 Views

I'm trying to use the 3 9x9 Independent Multiplier Mode of the Variable DSP blocks in the Stratix V. According to page 3-12 of the Stratix V handbook (here (http://www.altera.com/literature/hb/stratix-v/stratix5_handbook.pdf)), Quartus should be able to pack 3 9x9 multipliers into a single DSP block. I wrote a simple module to take 6 9x9 inputs, perform 3 independent multiplications on them (using either the * operator or LPM_MULT), and output 3 18 bit products, but the synthesis report says it requires 3 DSP blocks. Does anybody know how to get Quartus to recognize that this can be packed into a single DSP block?

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.