SystemVerilog Interface and Design Partitions

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

SystemVerilog Interface and Design Partitions

1,233 Views

It appears that Quartus (including the latest v15.0) does not look at modports when determining the direction of the ports in SystemVerilog interface blocks.

The fitter complaints that the design uses bidrectional ports basically ignoring the modport definition.

This problem appears when the interface block connects the two design partitions. It doesn't appear when the interface block is buried within the design partition. I have not tried turning on the optimization across design partitions, but then I do not want to do that. Since I get design blocks from other team members and also I'd like to lock down the placed and routed netlist within a partition.

Anyone else face similar problem? Any suggestions?

Thank you.

Best regards,

Sanjay

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.