TDFir Example

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

TDFir Example

1,055 Views

Hi all,

I'm looking to try and get the tdFir filter example up and running for the second data set and I was wondering if anyone could help me with that?

I've changed the filter length to 12 but I'm assuming that the padding for the input also has to change.

If someone could explain to me how they would change I would greatly appreciate it.

The optimization guide doesn't really go over how one would go over such a modification but I want to get a better understanding of the example by trying to alter it for the other data set.

Please give me a little patience as I'm very new to FPGAs.

Thanks,

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.