Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
15317 Discussions

The clock output on the ALTLVDS_TX has a minimum divide ratio of 2. How can I make it 1?

GFros2
Beginner
264 Views
 
0 Kudos
2 Replies
SreekumarR_G_Intel
149 Views

I am not sure which device you are targeting , Here is the screen shot example for Cyclone V. In IP megawizard you can change the core output clock to 1,2 , 4.

ALT_LVDS_TX.png

Hope helps,

 

Thank you,

 

Regards,

Sree

GFros2
Beginner
149 Views

Hi Sree,

Thanks for the reply. I think it is my fault. Everthing in the parameter settings above talks about the input and core clock. Nothing on the output clock. So I assumed te divide ratio was based on the input clock!

I am using Cyclone 10 parts with a serial link of seven bits per. So I need a divide by seven which was one of my options on the screen above.

Now runs fine.

Thanks,

Geoffrey

Reply