Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Timing Closure Floorplan

Altera_Forum
Honored Contributor II
‎12-06-2010 09:43 AM
1,370 Views

Dear all, 

 

in QII 9.1 in the menu Assigments it was possible to select the instrument "Timing Closure Floorplan". 

 

In QII 10.0 the feature is no more visible, at least in the same menu. 

 

Can you tell me where to find it? 

Otherwise, what should I use to show the floorplan in a MAX700AE CPLD? 

 

Thx in advance.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎12-06-2010 11:05 AM
628 Views

I can confirm that the Timing Closure Floorplan is not present in QII 10.0. 

 

This closes my question.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.