Timing constraints for ALTLVDS I/O - Page 2 - Intel Community

Intel® Quartus® Prime Software

Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)

Timing constraints for ALTLVDS I/O

4,990 Views

How do I constrain ALTLVDS I/O? :confused:

chik

"in the abundance of water, the fool is thirsty."

- Bob Marley

Link Copied

21 Replies

342 Views

a document was just posted that might help:

http://www.alteraforum.com/forum/attachment.php?attachmentid=201&d=1191905857

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.