Community
cancel
Showing results for 
Search instead for 
Did you mean: 
CFabr1
Beginner
91 Views

Translating to Verilog and compiling Maxplus2 .bdf examples

Hi all,

I'm trying to translate to Verilog some Maxplus2 examples (in .bdf format) of TTL gates but I get some errors when compiling.I'm using Quartus 12.1

 

For example, this is the generated Verilog from the 7474.bdf file :

 

/ Copyright (C) 1991-2012 Altera Corporation

// Your use of Altera Corporation's design tools, logic functions

// and other software and tools, and its AMPP partner logic

// functions, and any output files from any of the foregoing

// (including device programming or simulation files), and any

// associated documentation or information are expressly subject

// to the terms and conditions of the Altera Program License

// Subscription Agreement, Altera MegaCore Function License

// Agreement, or other applicable license agreement, including,

// without limitation, that your use is for the sole purpose of

// programming logic devices manufactured by Altera and sold by

// Altera or its authorized distributors. Please refer to the

// applicable agreement for further details.

 

// PROGRAM      "Quartus II 64-Bit"

// VERSION      "Version 12.1 Build 177 11/07/2012 SJ Web Edition"

// CREATED      "Thu Apr 09 22:15:40 2020"

 

module \7474 (

   2CLRN,

   2CLK,

   2D,

   2PRN,

   1CLRN,

   1CLK,

   1D,

   1PRN,

   1Q,

   1QN,

   2Q,

   2QN

);

 

 

input wire   2CLRN;

input wire   2CLK;

input wire   2D;

input wire   2PRN;

input wire   1CLRN;

input wire   1CLK;

input wire   1D;

input wire   1PRN;

output wire   1Q;

output wire   1QN;

output wire   2Q;

output wire   2QN;

 

reg   DFF_10;

reg   DFF_9;

 

assign   1Q = DFF_9;

assign   2Q = DFF_10;

 

 

 

 

always@(posedge 2CLK or negedge 2CLRN or negedge 2PRN)

begin

if (!2CLRN)

   begin

   DFF_10 <= 0;

   end

else

if (!2PRN)

   begin

   DFF_10 <= 1;

   end

else

   begin

   DFF_10 <= 2D;

   end

end

 

assign   2QN = ~DFF_10;

 

assign   1QN = ~DFF_9;

 

 

always@(posedge 1CLK or negedge 1CLRN or negedge 1PRN)

begin

if (!1CLRN)

   begin

   DFF_9 <= 0;

   end

else

if (!1PRN)

   begin

   DFF_9 <= 1;

   end

else

   begin

   DFF_9 <= 1D;

   end

end

 

 

endmodule

 

When I try to compile it I get the errors in the attached snapshot.I'm able to compile Verilog code generated from most of the .bdf examples (like 74157.bdf).Any ideas why I get errors when compiling Verilog code generated from this 7474.bdf Maxplus2 example ?Thanks in advance.

 

Quartus.jpg

0 Kudos
0 Replies
Reply