Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

Trouble to run NIOSS II processor...

Altera_Forum
Honored Contributor II
1,316 Views

Hi, 

 

I had some trouble to run the NIOS II processor without chaniging anything (You can see my previous post here http://www.alteraforum.com/forum/showthread.php?t=6003 )! 

 

Because I don't find any way to solve my problem I decided to close all apps, restart the computer and to make a very new Quartus II project (in a new directory..) 

In SOPC I add only three component : 

- The NIOS II processor 

- An onchip_mem 

- A Jtag_uart 

 

In the Block diagram file I add only two input pins, thelock and the reset (which is negative logic, of course..) 

 

I have a good compilation in Quartus II and when I program the FPGA, I get the OpenCore Status window which is connect without any problem ! 

 

Then I launched a new NIOS II project (with a new workspace....) 

I made a hello_world_small project.. 

 

The compilation was successful but I get this message in the output console ! 

Using cable "USB-Blaster ", device 1, instance 0x00 Pausing target processor: not responding. Resetting and trying again: FAILED Leaving target processor paused  

 

I don't understand why I have this problem without changing anything !! 

 

Please help me ! 

 

Thank you..
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
567 Views

@themanman 

 

Did you assign your "clk" and "reset_n" signals to the PIN's of your FPGA?
0 Kudos
Reply