Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17267 Discussions

Unconstrained input and output

Altera_Forum
Honored Contributor II
1,935 Views

Hi, 

 

I begin today with Deo-Nano and FPGA. It's nice and very very different approach from C# and Visual Studio :):) 

Then, my Deo-Nano begin to work well with Quartus II. I have CLK_50 input and a pin on output then my scope is 50MHz, nice :p. I have these messages, see the capture. 

http://www.alteraforum.com/forum/attachment.php?attachmentid=11397&stc=1  

 

Thanks for your help 

 

Jennifer
0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
865 Views

Hi, 

 

Not sure if it is my problem, I could not view the attached screenshot. Mind re-attach?
0 Kudos
Altera_Forum
Honored Contributor II
865 Views

I am not able to view the capture too. By the way, seems like your design is working as you can get 50MHz at scope. Is this not your target implementation?

0 Kudos
Altera_Forum
Honored Contributor II
865 Views

Hi, 

 

Maybe you can post the warning messages (if error, then your design should not have worked) here and elaborate your concern.
0 Kudos
Altera_Forum
Honored Contributor II
865 Views

Hi, 

 

My project works, it haven't error. But why this warnings ? I have for all projects. 

 

Best regards 

 

Jennifer
0 Kudos
Altera_Forum
Honored Contributor II
865 Views

Mind posting the messages to the thread? Since your project works, I believe the warnings can be ignored.

0 Kudos
Reply