- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I want to use the QDRII SRAM on the Arria V GT dev board as memory for a NIOS processor. The QDR has separate Avalon MM ports for read and write, but I think they must be assigned the same address range to work as NIOS memory. But Qsys complains about address overlap. It seems Qsys doesn't understand a read-only or write-only Avalon slave, so it thinks they conflict. Qsys view is attached.
http://www.alteraforum.com/forum/attachment.php?attachmentid=9538&stc=1Link Copied
0 Replies

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page