Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17251 Discussions

Using jam stapl with jic file

Altera_Forum
Honored Contributor II
1,137 Views

Hello, 

I try to program a serial flash memory attached to my cyclone 3 FPGA with stapl file. 

I have generated a jic file which works correctly and program the memory but now, I would like to use a stapl file. 

I have generated a jam file but when I use it I have the following error : 

 

quartus_jli -c 1 1.jam -a program 

Info: ******************************************************************* 

Info: Running Quartus II Jam Tools 

Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version 

Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved. 

Info: Your use of Altera Corporation's design tools, logic functions 

Info: and other software and tools, and its AMPP partner logic 

Info: functions, and any output files from any of the foregoing 

Info: (including device programming or simulation files), and any 

Info: associated documentation or information are expressly subject 

Info: to the terms and conditions of the Altera Program License 

Info: Subscription Agreement, Altera MegaCore Function License 

Info: Agreement, or other applicable license agreement, including, 

Info: without limitation, that your use is for the sole purpose of 

Info: programming logic devices manufactured by Altera and sold by 

Info: Altera or its authorized distributors. Please refer to the 

Info: applicable agreement for further details. 

Info: Processing started: Wed Jul 04 08:03:05 2012 

Info: Command: quartus_jli -c 1 1.jam -a program 

version of SFL Device# 1 is 3 

Unrecognized device 

Exit code = 6... Unrecognized device 

Error: Quartus II Jam Tools was unsuccessful. 0 errors, 0 warnings 

Error: Peak virtual memory: 84 megabytes 

Error: Processing ended: Wed Jul 04 08:03:05 2012 

Error: Elapsed time: 00:00:00 

Error: Total CPU time (on all processors): 00:00:00 

 

My design have a SFL megafunction so I don't need to configure the FPGA. 

 

Any idea? 

 

Thanks
0 Kudos
0 Replies
Reply