Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
17268 Discussions

VIP Suite problem

Altera_Forum
Honored Contributor II
‎07-22-2011 05:39 PM
1,164 Views

I am trying to run a design with the DVI input output with a simple color plane sequencer in between.I take the DVI input change the color plane from RGB parallel to RGB serial progressive , then reverse it and try to display it on the DVI output without any NIOS , but the output is being buffered from the DDR2 memory on the output. 

 

It is a simple test code to check the use of color plane converter.can anyone tell me if we can use the vip suite components without nios 2 processor. 

 

I succeeded before in implementing DVI input op with memory ddr2 but without any nios.But is not working this time.Anyone any opinions ?
Preview file
267 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.