Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
17047 Discussions

VQM and arbitrary assignments?

Altera_Forum
Honored Contributor II
‎10-21-2009 01:55 PM
1,409 Views

Hello, 

 

I would like to push arbitrary assignments into Quartus from a VQM file, just as one can do from Verilog or VHDL sources. c.f. http://www.altera.com/literature/hb/qts/qts_qii5v1.pdf (http://www.altera.com/literature/hb/qts/qts_qii5v1.pdf), pages 9-66 through 9-69. 

 

Unfortunately, Quartus seems to ignore any // synthesis altera_attribute="..." comments in VQM files. Does anyone know a way to force this to work? 

 

I realize there are generally other ways to get around this issue, but project requirements dictate that I can only deliver a .vqm, and it needs to include any assignments that I need. 

 

Neil
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.