Intel® Quartus® Prime Software
Intel® Quartus® Prime Design Software, Design Entry, Synthesis, Simulation, Verification, Timing Analysis, System Design (Platform Designer, formerly Qsys)
16617 Discussions

Very long compilation time

Altera_Forum
Honored Contributor II
‎11-24-2015 05:53 PM
7,380 Views

Hi, 

I am having a problem with extremely long compilation time. A simple VHDL code is taking 1 hour to compile. 

I am using Quartus 15.1 Standard Edition (trial version). I have seen that in the compilation process, it always gets stuck at the fitter process. At this point it states " The Fitter is using Advanced Physical Optimization" as shown in the attached screen shot . I have also seen that during this process, my computer's CPU usage goes to 100%. 

Kindly advise how to speed up the compilation specially the fitting process. 

Misha
Preview file
584 KB
0 Kudos

Link Copied

21 Replies
CLa_R
Novice
‎05-08-2020 08:54 PM
382 Views

I noticed that, in my design (a MISP type CPU mono clock), if I wired the final MUX selection signal with control signal, the compile stuck on 47%. If I fix the select signal of final MUX to a value (eg. VCC), my design compile in few seconds. But...why?

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.